

JCC19 U.S. PTO  
10/021448  
10/30/01

# BEST AVAILABLE COPY

PATENT NUMBER and  
ISSUE DATE

## U.S. UTILITY Patent Application

APPL NUM 10021448	FILING DATE 10/30/2001	CLASS 326	SUBCLASS	GAU 281G	EXAMINER
**APPLICANTS: Chan Siuki;					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB	DO NOT PUBLISH <input checked="" type="checkbox"/>	RESCIND <input type="checkbox"/>			
Foreign priority claimed 35 USC 119 conditions met Verified and Acknowledged Examiner's initials		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO X-884 US		
TITLE : Methods and circuits for measuring clock skew on programmable logic devices U.S. DEPT. OF COMM., PAT & TM-PTO-436L (Rev. 12-94)					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		DRAWING		
Amount Due	Date Paid	Sheets Drwg.		Figs.Drwg.
		Print Fig.		
		Primary Examiner		
		PREPARED FOR ISSUE		
		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

DISK (CRF)

CD-ROM

(Attached in pocket on right inside flap)